Press Releases

Articles

Coding Techniques for Bus Functional Models In Verilog, VHDL, and C++

September 12, 2003

ICU - Ben Rhodes and Dan Notestein
Techniques for creating Verilog, VHDL, and C++ hierarchical test benches that support re-use at different stages during the design of large-scale systems. Race avoidance, handling of multiple clock domains, lookup techniques for emulating hierarchical references to BFMs in VHDL, emulation of "class-like" data structures in Verilog and VHDL, and the use of a golden reference model to verify functionality while testing a system against constrained-random data are discussed.

Interfacing VHDL and Verilog Designs to C++ Models

November 12, 2002

ECN - Donna Mitchell
Techniques for automating the process interfacing VHDL and Verilog models to C++ high-level models. Using graphical code generation tools and public domain C++ libraries, engineers can setup a C environment and start simulating in just a few hours.

Testbench grafisch generieren

February 26, 2002

ElektronixPraxis - Donna Mitchell
German Editorial on how graphical test bench generation facilitates the collaboration of many engineers by removing the need to interpret source code. Includes both English and German translations.

SynaptiCAD generates OpenVera code

APRIL 30, 2001

Electronic Engineering Times - Richard Goering
Providing some of the first third-party tool support for the OpenVera hardware verification language, SynaptiCAD Inc. has rolled out TestBencher Pro version 7.4, which generates OpenVera testbenches from timing diagrams.

Synapticad testbench generator adds SystemC support

APRIL 06, 2001

Electronic Engineering Times - Richard Goering
Synapticad Inc. said it is offering the first tool able to generate SystemC testbenches from language-independent timing diagrams. The company's TestBencher Pro 7.2 graphical testbench-generation tool includes support for SystemC, an emerging system-level

Press Releases

News

Articles

Logo and Image Archive